

WHAT IS CLAIMED IS:

1 1. An apparatus for converting a cell format from a first format to a
2 second format, the cell including a plurality of data bytes, the circuitry comprising:
3 memory;
4 write circuitry which is operative to receive a plurality of signals and
5 stores the plurality of data bytes of the cell in the memory in accordance with the first format;
6 and
7 read circuitry which is operative to receive a second plurality of signals
8 and retrieve associated bytes of the stored plurality of the data bytes of the cell from the
9 memory in accordance with the second format; wherein
10 the first plurality of signals do not include any of the second
11 plurality of signals; and wherein
12 the second plurality of signals do not include any of the first
13 plurality of signals.

1 2. The apparatus of Claim 1 wherein each of the write circuitry and the
2 read circuitry is a state machine.

1 3. The apparatus of Claim 2 wherein the state machines of the write
2 circuitry and the read circuitry provide identical state transitions.

1 4. The apparatus of Claim 3 wherein the states of each of the write and
2 the read state machines are Gray encoded.

1 5. The apparatus of Claim 4 wherein each successive n bytes of the cell is
2 stored in a different address location of the memory, wherein n is an integer varying between
3 1 and 32.

1 6. The apparatus of Claim 5 wherein n is 4.

1 7. The apparatus of Claim 6 wherein the write state machine is further
2 operative to receive logic signals defining lengths of prepend, postpend and HEC fields of the
3 first format of the cell.

1 8. The apparatus of Claim 7 wherein the read state machine is further
2 operative to receive logic signals defining lengths of prepend, postpend and HEC fields of the
3 second format of the cell.

1 9. The apparatus of Claim 8 wherein the lengths of prepend, postpend and
2 HEC fields of the first format of the cell define the sequence of state transitions of the write
3 state machine.

1 10. The apparatus of Claim 9 wherein the lengths of prepend, postpend and
2 HEC fields of the second format of the cell define the sequence of state transitions of the read
3 state machine.

1 11. The apparatus of Claim 10 wherein the write state machine and the
2 read state machine transition through the same sequence of states if the lengths of prepend,
3 postpend and HEC fields of the first and second format of the cell are the same.

1 12. The apparatus of Claim 11 wherein the sum of the lengths of the
2 prepend and postpend fields in each of the first and second cell formats is up to 2 words and
3 the length of the HEC field in each of the first and second cell formats is up to 1 word.

1 13. The apparatus of Claim 12 wherein each of the write state machine and
2 read state machine has 12 different state transition sequences.

1 14. The apparatus of Claim 13 wherein in each state the write state
2 machine generates an output signal having a binary value equal to the Gray encoded binary
3 value of that state, wherein the output signal determines the address in the memory to which
4 an associated 4 bytes of the cell are stored.

1 15. The apparatus of Claim 14 wherein in each state the read state machine
2 generates an output signal having a binary value equal to the Gray encoded binary value of
3 that state, wherein the output signal determines the address in the memory from which an
4 associated 4 bytes of the cell are retrieved.

1 16. The apparatus of Claim 15 wherein the memory is selected from a
2 group consisting of a static random access memory, a dynamic random access memory, a
3 non-volatile memory and a register file.

1 17. The apparatus of Claim 16 wherein the cell is an ATM cell.

1 18. A method for converting a cell having a plurality of data bytes from a
2 first format to a second format, the cell including a plurality of data bytes, the method
3 comprising:
4 applying a plurality of signals to write circuitry to store the plurality of
5 data bytes of the cell in a memory in accordance with the first format; and thereafter
6 applying a second plurality of signals to read circuitry to retrieve
7 associated bytes of the stored plurality of data bytes of the cell from the memory in
8 accordance with the second format; wherein
9 said first plurality of signals do not include any of said second
10 plurality of signals; and wherein
11 said second plurality of signals do not include any of said first
12 plurality of signals.

19. The method of Claim 18 wherein the write circuitry includes a write
state machine and wherein the read circuitry includes a read state machine.

20. The method of Claim 19 wherein the write and read state machines
have identical state transitions.

21. The method of Claim 20 further comprising:
2 Gray-encoding the states of each of the write and the read state
3 machines.

1 22. The method of Claim 21 further comprising:
2 storing each successive n bytes of the cell in a different address
3 location of the memory, wherein n is an integer varying between 1 and 32.

1 23. The method of Claim 22 wherein n is equal to 4.

1 24. The method of Claim 23 wherein the first plurality of signals define
2 lengths of prepend, postpend and HEC fields of the first format of the cell.

1 25. The method of Claim 24 wherein the second plurality of signals define
2 lengths of prepend, postpend and HEC fields of the second format of the cell.

1 26. The method of Claim 25 wherein the first plurality of signals define the
2 sequence of state transitions of the write state machine.

1 27. The method of Claim 26 wherein the second plurality of signals define
2 the sequence of state transitions of the read state machine.

1 28. The method of Claim 27 wherein the write and read state machines
2 transition through the same sequence of states if the lengths of prepend, postpend and HEC
3 fields of the first and second format of the cell are the same.

1 29. The method of Claim 28 wherein the sum of the lengths of prepend
2 and postpend fields in each of the first and second cell formats is up to 2 words and the length
3 of HEC field in each of the first and second cell formats is up to 1 word.

1 30. The method of Claim 29 wherein each of write and read state machines
2 has 12 different state transition sequences.

1 31. The method of Claim 30 wherein in each state the write state machine
2 generates an output signal having a binary value equal to the Gray encoded binary value of
3 that state, wherein the output signal determines the address in the memory to which an
4 associated 4 bytes of the cell are stored.

1 32. The method of Claim 31 wherein in each state the read state machine
2 generates an output signal having a binary value equal to the Gray encoded binary value of
3 that state, wherein the output signal determines the address in the memory from which an
4 associated 4 bytes of the cell are retrieved.

1 33. The method of Claim 32 wherein the memory is selected from a group
2 consisting of a static random access memory, a dynamic random access memory, a non-
3 volatile memory and a register file.

1 34. The method of Claim 33 wherein the cell includes 53 bytes.

1 35. The method of Claim 34 wherein the cell is an ATM cell.